CurvTech
  • Home
  • Products
    • 5G RRU
    • NR 5G LDPC Decoder for FPGA/ASIC
    • BoxMuller Gaussion Noise Generator on FPGA
    • NavSim GPS L1 Signal Generation (Nvidia GPU Acceleration)
  • Services
  • Contact
  • About Us
  • img

    High Speed VLSI Design For FPGA And ASIC

    We are good at designing and delievering high performance VLSI IP cores and system design service for Cutting Edge wireless communication and Deep Learning Technologies.

    Read More

Curvtech offers IP cores for the latest communication standards. We also have the ability to develop any proprietary IP core for the customer’s satisfaction from communication, vedio codec, Machine Learning areas.

Products and Services

We offer IP cores for the latest communication standards and accelerating processor for Deep Learning.

High Performance IP cores Design

IP designed for latest wireless communication standards, including MIMO Detecor, Turbo/LDPC Decoder, AWGN Generator on FPGA.

Wireless Communication Design Service

We provide both Module and System Level design and technical support service for wireless communications.

Easy Integration

We provide sufficient documents to simplify the integration procedure and deliver cores in flexible interface for quickly evaluation.

FPGA Accelerator for Deep Learning

Coming soon...

See Products List

Recent Projects

NR 5G LDPC Decoder

High Throughput and Flexible Structure Decoder designed to support all code length and code rate configurations for NR 5G LDPC codes.

MIMO MMSE Detector

High Performance MIMO MMSE Detector Up to 8x8 scale based on Modified Gram-Schmidt QR Decomposition.

High Precision Guassion Noise Signal Generator

18-bit noise samples with 5 bits of integer and 13 bits of fraction, accurate to one unit in the last place up to 8.2*sigma

AlexNet on Xilinx FPGA

Coming soon... Implement AlexNet (or SequeezeNet) on Xilinx Virtex Ultra Scale FPGA to accelerate Image Classification.

All Rights Reserved by CurvTech @2014. Designed and Developed by WordPress Theme.